





Barcelona Supercomputing Center Centro Nacional de Supercomputación

# Poster/Demo Sessions Slides

From RISC-V Workshop in Barcelona 7-10 May, 2018



### Table of Contents for Poster/Demo Sessions Slides

- Derek Atkins, Slide 3
- Mary Bennett, Slides 4 5
- Ekaterina Berezina and Andrey Smolyarov, Slides 6 – 7
- Alex Bradbury, Slide 8
- Luca Carloni and Christian Palmiero, Slides 9 -10
- Jie Chen, Slides 11 13
- Matt Cockrell, Slides 14-26
- Alberto Dassatti, Slides 27 28
- Christian Fabre, Slides 29 30
- Juan Fumero, Slides 31 32
- Nicolas Gaude and Hai Yu, Slides 33 36
- Chris Jones and Zdenek Prikryl, Slides 37 38
- Felix Kaiser, Slides 39 40
- Alexander Kamkin and Andrei Tatarnikov, Slides 41 – 42
- Luke Leighton, Slide 43
- Heng Lin, Slides 44 45
- Maja Malenko, Slide 46

- Eric Matthews and Lesley Shannon, Slides 47 48
- Paulo Matos, Slides 49 50
- Lucas Morais, Slides 51 52
- Mauro Olivieri, Slides 53 54
- Aleksandar Pajkanovic, Slides 55 56
- Matheus Ogleari, Slides 57 75
- Shubhodeep Roy, Slides 76 78
- Boris Shingarov, Slides 79 80
- Christoph Schulz, Slides 81 82
- Wei Song, Rui Hou and Dan Meng, Slides 83 84
- Greg Sullivan, Slides 85 86
- Robert Trout, Slide 87
- Vasily Varaksin and Ekaterina Berezina, Slides 88 89
- Danny Ybarra, Slides 90 97

## Fast, Quantum-Resistant Secure Boot Solution

### For RISC-V MCUs with off-chip program stores

### Demo at Poster Session: Mynewt RTOS on HiFive1 development board

#### **Run-time metrics**

Method	Security Level	Verification Time
ECDSA P256	128-bit	179 ms
ECDSA P521	256-bit	(not supported)
WalnutDSA	128-bit	6.76 ms
WalnutDSA	256-bit	33.6 ms
CDU Clock 256		


CPU Clock: 256 MHz RTOS: Mynewt 1.3.0



# Powered by Walnut Digital Signature Algorithm™

- Up to 40X faster than ECDSA at 128-bit security
- Small footprint: easily fits in FE310's 8K byte OTP ROM
- Based on Group Theoretic Cryptography (GTC)
- GTC Leverages
  - Structured groups
  - Matrices and permutations
  - Arithmetic over finite fields

#### What is CGEN



```
(define-insn
  (name "add")
  (comment "register add")
  (attrs base-isas)
  (syntax "add ${rd},${rs1},${rs2}")
  (format + (f-funct7 funct7) rs2 rs1
      (f-funct3 funct3) rd (f-opcode opcode))
```

(semantics (set DI rd (add DI rs1 rs2)))

### About Syntacore


IP company, founding member of RISC-V foundation

Develops and licenses state-of-the-art RISC-V cores

- Initial line is available and shipping to customers
- SDKs, samples in silicon, full collateral
- Core team comes from 10+ years of highly-relevant background
- 2.5+ years of *focused* RISC-V development


Full service to specialize CPU IP for customer needs

- One-stop workload-specific customization for 10x improvements
  - with tools/compiler support
- IP hardening at the required library node
- SoC integration and SW migration





### SCR1 overview



Custom cores and tool

#### Compact MCU core for deeply embedded applications

Open source under SHL-license since May 2017 (Apache 2.0 derivative with HW specific)

Performance\*,

per MHz

\* Dhrystone 2.1, Coremark 1.0, GCC 7.1 BM from TCM 02

\*\*-O3 -funroll-loops -fpeel-loops -fgcse-sm -fgcse-las -flto

- Unrestricted commercial use allowed
- RV32IE[MC]ISA
- <15 kGates in basic RV32EC configuration</p>
- 2 to 4 stages pipeline
- M-mode only
- Optional configurable IPIC: 8..32 IRQş
- Optional integrated Debug Controller
  - OpenOCD based
- Verification suite
- Documentation
- Best-effort support provided
- Commercial support available

#### https://github.com/syntacore/scr1



-02

-best\*\*

-best\*\*

DMIPS

1.28

1.72

2.60

2.78

Copyright © 2018 Syntacore. All trademarks, product, and brand names belong to their respective owners.

## Diving into RISC-V LLVM

- Why RISC-V LLVM
- Current status
- Approach
- Nest steps
- Supporting your own extension
- Get involved

Alex Bradbury asb@lowrisc.org @asbradbury @lowrisc




# Securing a RISC-V Core for IoT Applications with Dynamic Information Flow Tracking (DIFT)

#### **Motivation**

 Many IoT devices are prone to attacks due to low-level programming errors (e.g. buffer overflow and format string attacks)

#### Contributions

- Design and implementation of a low-overhead protection scheme based on DIFT to secure RISC-V cores for IoT applications
- Demonstration with an FPGA-based prototype



#### DIFT


Step 1. Each data item coming from potentially malicious channels is extended with a tag that marks it as *spurious* 

Step 2. During program execution, the RISC-V core performs tag propagation to keep track of information flows generated by spurious data

Step 3. By tag checking, the RISC-V core detects if spurious data are used in an unsafe manner and generates a security exception

C. Palmiero, G. Di Guglielmo, L. Lavagno, and L. Carloni

# Design, Implementation, and Evaluation of the DIFT-Enhanced RISC-V Processor Core




- Design and implementation of a DIFT architecture for an optimized 4-stage, in-order, 32-bit RISC-V core based on the PULPino platform
- The D-RI5CY architecture supports various software-programmable security policies; it was evaluated with policies for memory protection
- The experimental results demonstrate that securing a RISC-V core with DIFT is feasible, does not incur in any run-time overhead, and requires negligible resources

#### C. Palmiero, G. Di Guglielmo, L. Lavagno, and L. Carloni


#### Ultra Low Power Cluster I\$ exploration with RI5CY






#### Two-Level Icache & Results







I\$ type Characteristics	SP	МР	Two- Level
Throughput	-5%	1.00	-15%[1]
Area	1.00	+50%	+40%
Compariagn betw and proven afficie and two-level ica best among the t	ncy amor che. 1.00	ng SP, MP I means th	е

[1] For throughput, the value of twolevel icache is the worst case.

All value in the table are the average value except [1]. For more details and data, please see the poster.



[1] I. Loi, A. Capotondi, D. Rossi, A. Marongiu and L. Benini, "The Quest for Energy-Efficient I\$ Design in Ultra-Low-Power Clustered Many-Cores," in IEEE Transactions on Multi-Scale Computing Systems, vol. PP, no. 99, pp. 1-1.

[2] L. Benini, E. Flamand, D. Fuin, and D. Melpignano, "P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator," in 2012 Design, Automation Test in Europe Conference Exhibition (DATE), March 2012, pp. 983–987.

[3] A. Teman, D. Rossi, P. Meinerzhagen, L. Benini, and A. Burg, "Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement," ACM Trans. Des. Autom. Electron. Syst., vol. 21, no. 4, pp. 59:1–59:25, May 2016. [Online]. Available: http://doi.acm.org/10.1145/2890498

1

### Evaluation of RISC-V for Pixel Visual Core

Matt Cockrell (mcockrell@google.com) (May 9th, 2018





Proprietary + Confidential


#### Overview

- Use case
- Core selection
- Integration

#### Background: Pixel Visual Core


"Pixel Visual Core is the Google-designed Image Processing Unit (IPU)—a fully programmable, domain-specific processor designed from scratch to deliver maximum performance at low power."[1]

Critical point: A dedicated A53 (top left) aggregates application layer IPU resource requests and configures appropriately.




Magnified Image of Pixel Visual Core

[1] "Pixel Visual Core: image processing and machine learning on Pixel 2", Oct 17, 2017, Ofer Shacham, Google Inc.







Add microcontroller as job scheduling and dispatch unit.

Open source IP is an interesting option for this microcontroller.

Level of Effort	How difficult would it be to work with and integrate.	
Risk	Stability and reliability of support.	
License	Flexibility of use.	

### Candidate 1: Bottle Rocket (https://github.com/google/bottlerocket)

- Internal Project to demonstrate ability to easily develop custom RISC-V implementation by leveraging Rocket Chip.
- Implements RV32IMC
- Represents evaluating Rocket Chip as an option.



### Candidate 2: Merlin (https://github.com/origintfj/riscv)

- Core provided from a hobbyists developed compatible with "QFlow"
- Implements RV32IC
- The hobbyist was a team member, use of this core would become a "build from scratch" candidate.



shutterstock.com · 219171082

### Candidate 3: RI5CY (RISK-EE) (https://github.com/pulp-platform/riscv)

- Provided from the PULP team
- Implements RV32IMC with added extensions
- This candidate comes from and is maintained by academia

onfidentia

### Open core comparison

Core	Level of Effort	Risk	License		
Bottle Rocket	High	Med	~		
Merlin	Low	High	~		
RI5CY	Low	Med	~		

Parallel Ultra Low Power

### Recommended Candidate

Selected RI5CY from PULP:

- Had been taped-out
- Provided infrastructure
- Solderpad license
- It was implemented in SystemVerilog (instead of Chisel):
  - SystemVerilog builds on established physical design and verification flows
  - Chisel generated Verilog loses designer's intent making it difficult to read and debug
  - Chisel generated code makes certain physical design items difficult such as sync/async clocks, power domains, clock domains, etc.

### Integration of RI5CY

The Good:

- RTL provided in SystemVerilog
- ETH/PULP Team
- Debug capability
- Able to work with Valtrix to verify
- Documentation




The Bad:

- Numerous lint errors
- Ad hoc verified
- Bugs found:
  - PULPino Compiler
  - Documentation
  - Extensions
- Debug setup requires PULPino specific utilities.



The Ugly (Scary):

- Version control
- Bugs found in: Multiplier
  - Multiplier
  - LSU



### Recap and next steps

Where we have been:

- → Describe possible PVC configuration mechanism
- → Continued evaluation of RI5CY
- → Shared experience of integrating open source IP

Where we are going:

- → Add full compliance for privilege/debug specification.
- → Evaluate performance impact after adding RI5CY to PVC



Heterogeneous systems incorporating custom HDL designs usually rely on mock systems


- additional effort required
- simulated data/scenarios
- no visibility on HW-SW interactions

### **TCCF: QEMU/Modelsim-based co-simulation framework**

✓ full visibility on internals during real interactions

✓ host software and HDL **unmodified** 





#### (1) Foreign Language Interface



TCCF: Tightly-Coupled Co-simulation Framework for RISC-V Based Systems X. Ruppen, R. Rigamonti, A. Dassatti




#### Adding support for a new HDL design:



### Bus Functional Models from UVVM AXI4-Lite

- AXI Stream
- Avalon MM
- I2C
- ....





Freely available on GitLab!



Free as in Freedom https://gitlab.com/reds-public/tccf






ApproxRISC - An Approximate Computing Infrastructure for RISC-V Tiago Trevisan Jost, Geneviève Ndour, Damien Couroussé, Anca Molnos, Christian Fabre (Speaker) E-mail: tiago.trevisanjost@cea.fr

#### **MOTIVATION AND PROPOSAL**

#### Acknownledgements

This work was partially supported by the French Agence Nationale de la Recherche (ANR), under Grant Agreement, ANR-15-CE25-0015, Project ARTEFACT


- Motivation
  - Approximate Computing (AC) exploits error resiliency of applications.
  - There is currently no support for AC in RISC-V processors
- Proposal
  - ApproxRISC, an infrastructure for AC in RISC processors, made of
    - ISA Extension: 12 instructions, global state for approximate bit width
    - Simulator with plugable models for approximate operators
    - LLVM version 3.9 and GNU Binutils
- ISA Extension
  - Set of integer-type instructions for approximate operations.
    - Register/register, register/immediate
  - Change accuracy bit width
  - Operations supported: Addition, subtraction, multiplication and division.





### Enabling RISC-V support on MaxineVM F. Zakkak, J. Fumero and C. Kotselidis

The University of Manchester







### Enabling RISC-V support on MaxineVM F. Zakkak, J. Fumero and C. Kotselidis

#### Maxine-VM:

- Meta-circular research VM for Java
- Multiple JIT-compilers (JMCI compatibility)
- Multiple GC algorithms (MMTk compativility)
- Multiple ISAs (x86\_64, ARMv7, Aarch64)
- Cross-ISA testing framework

#### Maxine-VM RISC-V status:

- Cross-ISA testing framework ported to RISC-V
- Created RISC-V assembler skeleton
- Active RISC-V assembler development






### Tornado: an open platform for energy-efficient SoCs based on RISC-V



Not just a supplier of Technology, but provider of the Dolphin Integration know-how!






- Standard AMBA interfaces
- Fully configurable
- Ready to boot SoC
- Software library
- Low level drivers
- RTOS
- Virtual platform





- Integrated and graphical solution for RISC-V SoC
- Complete RISC-V SoC modelling
- Power consumption modelling, estimation and optimization
- Custom IPs virtual models
- Open APIs

· ### #20 100 100 100 100		SmartVision 3.0.0 - nanojpeg_risc								-
	15		0.40							12
Project (D) M1/8/6/8	in acv_1 - Memory Ve	net/focv_1-rangeg.c. X		ov_1 - status		- # ×	Harding re			
Troci a scitta	101.55			Kame	Value		Encoding			
	Co1+F10 - (x0 + x4)		^	E Parameters				106es: add:	80	_
- stringh E Bild	EM - (28 - 26)			InstructionSe			0100	106es: add: 106es: ret	r sbysbyso	
- tdikh 🚆	- (x0 - x4)			ClackPeriod	141		±100	1IDCT:		
	FII = (x3 - x2) 208-FII = (x7 - x1)			StartiAddress			0000	106ee: add: 106f0: www.	1 sp.sp80	
a Disact files 静調 a Disact 管 制行至	218+510			H ToolChain	Bet		0000	106f2: EN 1	s0,72(ep)	
a mojen		CT(const niint32 hure* blk, unsigned cher hure		Opts			0000	06f4: add:	1 s0.sp.80	
a-N nercipega Gamme-gaCarch		A.1 (COLSC BJIRTJ2 BUGe* DIK, Elsigned char Buge 2, x3, x4, x5, x6, x7, x8;	·OIC,	Assembleds				106161 GN 8 106181 GN 8		
	g1 = b1k[0	•4] << 8)		AccembleD			0000	lO6fe: sw a	a2,-76(a0)	
	k2 - b1k[0 , k3 - b1k[0	6])		AccembleO			0 0000	10702: 1w a	s5,-68(s0) 1 s5.s5.128	
	k4 - b1k	•1))	- 10	Compileino			0000	1070s: 1w a	a5,0(a5)	
<ul> <li>(1) 10040</li> <li>(2) 20040</li> <li>(3) 20040</li> <li>(4) 2004</li></ul>	* x5 - blk *		<ul> <li>П.</li> </ul>	CompileDe			0000	1070c: s11:	a5,a5,Booppeece	0
◆ ram_1 4 显示的批评估报告	26 - blk[*			CompileOp	rti			1070e: sw a 10712: lw a		
6	(			LinkOpts				10716: 1w a		
	<pre>x1 = njClip(() for (x0 = 0;</pre>	(blk[0] + 32) >> 6) + 128);		WiterDo. 410				1071e: sw a		
		signed charl z1:		#Custom_ce				107101 IW 8 107221 IW 8		
	out += sti			Debug_Tri	neout 0		0000	10726: or 4	14,44,45	
) return:		Covenge 1	1			10728: 1w a 1072c: 1w a				
	1			Protiling	1			1072e: nw /		
$\hat{\mathbf{x}}_0 = [\mathbf{b}_1\mathbf{k}_1^{-1}0] << 8) + 8192_1$			Variables			D0000732: 1w				
	x8 = W7 = (x4 + x) x4 = (x8 + (W1 - 3))	0) + 45 47) = m4) \\ 7:		PC	0/0000102		0000	10736: or a 10738: 1w a	84,84,85 =5 -59(+0)	
	x5 = [x8 - [W1 + 3	(7) • x5) >> 31		H Registers			0000	1073c: 1w a	s5,32(e5)	
	x0 = W3 = (x6 + x) x6 = (x8 - 1W3 - 3)			2870	0-00000000		0000	1073e: sw a 10742: 1w a	a5,-36(a0)	
	$x_0 =  x_0 -  w_3 - 1 $ $x_7 =  x_0 -  w_3 + 1 $		v	re				10742: 1W 0 10745: or 0	85,-36[60] 84.44.85	
4			2	-19	0.007860		< 81			
Line Luging the Lynning X hole		<ul> <li>rtsrs_1 - Cel Stack</li> </ul>		0 × 1	teor_3 - Variables					
0 · · · · · • • 0 A 0		PC IP Function File U.			Name	Type		Location	Value	
Londed plusis "Debusser 1.0.0"		D-000702 D-7HeF0 rgCuEDCT ranging c 374			= nj	*j_cor	ted,t	02-00040000		
Londed plugin "Detectors 1.0.0" Different company tot				erter	1,740	83	91-00043008	NL_OK		
Landset [uiges 71][19[15]] Frijnsterne 1.0.0" Solitel 3000 (Journal en energies III Landset [uiges 71][19[15]] Frijnsterne 1.0.0" Solitel 3000 (Journal en energies III Landset [uiges 71][19[15]] Frijnsterne 1.0.0" Landset [uiges 7000] (Journal en energies III Landset [uiges 7000] (Journal en energies III Landset [uiges 7000] (Journal en energies III) Landset [uiges 7000] (Journal en en en III) Landset [uiges 7000] (Journal en en en III)					p11	const	m.d char*	9 0-0004800:	D-000005c3 ( 132 )	
					size	*j=G		92-20043012	5771	
					iongth	*jnt3		92-00043014	0	
					with	1 sint		91-20043013	150	
					height.	4,443		@ 2x2006301c	195	
					minuidth	s jati		0.00063003	18	
Loosed plugin 'Risov' Instructus Set 1.0.0" Loosed plugin 'Risov' Isolo" Loosed plugin 'Nemorina 1.0.0" Loosed plugin 'Nemorina 1.0.0" 'Nemorina 1.0.0"				mbheight	e porti		0.00040034	11		
				mbaines	*##C		9 2-00043023	16		
				mbsizey	ejet3		@ 2x3004802c	16		
					ncomp	1 pro		9 5-00043033	3	





# Thank you for your attention,

## Let's meet and discuss around our poster







THE FREE AND OPEN RISC

INSTRUCTION SET

ARCHITECTURE


#### THE LEADING PROVIDER OF RISC-V PROCESSOR IP

Ahead of Game: Codasip introduced its first RISC-V processor in November 2015

### Codasip Bk: A portfolio of RISC-V processors

Unique design automation tools that allow users to easily modify RISC-V processors

Performance,	Algorithm	Profiling of
power	accelerators	embedded SW
efficiency, low-	(DSP, security,	for IP
cost	audio, video)	customization






- Task: Development of a simulation-based Verification Environment for our RISC-V-conform arithmetic Floating-Point Unit
  - Implementation in Specman eusing the Universal Verification Methodology
  - Issue: Finding a "known good" and error-free reference model

Solution: Using the Intel processor which hosts the Simulation runs






Computer Architecture Group - Heidelberg University

Felix Kaiser, Stefan Kosnac, Prof. Ulrich Bru"ning

# Test Generator MicroTESK for 🛃 RISC-V






MicroTESK is being developed at Ivannikov Institute for System Programming of the Russian Academy of Sciences (ISP RAS) It is an open-source framework distributed under Apache License, Version 2.0 (http://www.microtesk.org)

# $\mathbb{RISC}$ -V Specifications and Test Templates

Instruction Set Architecture	RISC-V	# Test Program Template in Ruby	
<b>RISC-V Instruction Set Manual</b> Volume I: User-Level ISA (v. 2.2)	<b>145</b> pages	<pre>class MyTemplate &lt; RiscVBaseTemplate   def run     block(:combinator =&gt; 'product') {</pre>	
Specified Instructions	226 instructions	<pre>iterate {     xor x(_), x(_), x(_)     lui x(_),</pre>	
ISA Specifications	3300 LOC	} # Test Program # Initialization	
<pre>// ISA Specification in nML op add(rd: X, rs1: X, rs2: X syntax = format("add %s, %s rd.syntax, rs1.syntax, rs image = format("0000000%s%s rs2.image, rs1.image, rd. action = {   rd = rs1 + rs2; }</pre>	s, %s", 2. <b>syntax</b> ) 8000%s0110011",	<pre>iterate {     and x(_),     or x(_),     or x(_),     iterate {         auipc x(_),         }         .run 2×2×1=4         end test cases     end</pre>	



# Enabling Rust Flow and Framework for RISC-V Architectures

What is Rust?

Rust is an open-source systems programming language that focuses on speed, memory safety and parallelism.

### Famous Rust Projects

**Servo**, the new browser engine being developed by Mozilla

Redox, an operating system

Maidsafe, a company that tries to create an encrypted, completely decentralized "successor" to the internet

Rust Support on RISC-V Platform

Rust Support on Linux

Rust on Bare Metal without standard library


Rust on Bare Metal with standard library

Author:Heng Lin, Shao-Chung Wang, and Jenq-Kuen Lee Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan



# Enabling Rust Flow and Framework for RISC-V Architectures

### **Rust on Linux and Bare Metal**




- **Enable Thread on Bare Metal** 
  - To enable thread library in bare metal platform, we are designing our thread library to replace Linux pthreads library.

**RISC-V WORKSHOP BARCELONA** 

### **Ongoing – Vector Instructions**

To support Rust SIMD with RISC-V

### vector instructions.



sw ra, 124(sp) sw s1, 120(sp) sw s2, 116(sp) sw s3, 112(sp) addi a0, zero, 4 sw a0, 24(sp) sw a0, 12(sp) addi a0, zero, 3 sw a0, 32(sp) vld v0, a1 sw a0, 20(sp) sw a0, 8(sp) vld v1, a2 sw a0, 88(sp) addi a0, zero, 5 vadd v0, v1 sw a0, 36(sp) sw a0, 28(sp) sw a0, 92(sp) **RISC-V Vect** addi a0, zero, 7 sw a0, 40(sp) Instruction sw a0, 96(sp) addi a0, zero, 9 sw a0, 44(sp) sw a0, 100(sp) addi s1, zero, 2 sw s1, 16(sp) NTHU sw s1, 4(sp) addi s2, zero, 1 LAB sw s2, 0(sp)

To-Do

...

**RISC-**







# Hardware-Software Co-designed Security Extensions

Maja Malenko, TU Graz, Austria

- Goal: memory isolation in small embedded devices
- SmartOS + vscale-based MCU
- MPU with **lightweight** extensions for protecting shared resources
  - Task isolation
  - Protecting **peripherals** (extended kernel resource manager)
  - Protecting IPC
- Configured by kernel/checked by hardware protection
  - Low hardware and memory footprint
  - Insignificant context switch overhead





# PLATFORM COMPARISONS

- 8KB 2-way Instruction/Data Caches
- Multiply/Divide Support


Slices LUTs FFs DSPs BRAMs Freq (MHz)

Rocket5,53617,1449,05801054LEON32,0426,7043,64041275Taiga1,3713,9982,942410104

AVAILABLE AT: https://gitlab.com/sfu-rcl/Taiga



- **Goal**: bring leading-edge superoptimization research to industry.
- S10 is a superoptimization <u>framework</u> which is:
- Retargetable
- Distributed
- Extensible



RISC-V is the first ISA targeted by S10, with ARM and x86 as wip!

- RV32I and RV64I support is complete, RV32E is coming up
- Extension M (Int. Mult./Div.) support complete
  - with C (Compressed Insns),
  - F (single Floats),
  - D (double Floats),
  - Q (quad Floats),
  - V (vectors) coming next;

For more information, come talk to us in the Poster session! https://linki.tools/s10



### HW-Assisted Task Scheduling on Linux-enabled multicore Rocket Chip


Lucas Morais<sup>†</sup>, Alfredo Goldman<sup>†</sup>, Xavier Martorell<sup>‡</sup>, Daniel Jiménez<sup>‡</sup>, Carlos Alvarez<sup>‡</sup>, Guido Araujo <sup>\*</sup> <sup>†</sup>University of São Paulo, Brazil. <sup>‡</sup>Barcelona Supercomputing Center, Spain. <sup>\*</sup>University of Campinas, Brazil.

# Who needs Task Scheduling?


```
for (int i=1; j=1; i<N; i++) {
    #(...) depend(in:v[i-1]) depend(out:v[i])
    ofun1(&v[i-1], &v[i]);</pre>
```

```
for (int k=0; k<i; k++; j++) {
    #(...) depend(in:v[i]) depend(out:u[i])
    efun2(&v[i], &u[j]);
}</pre>
```

```
fun3(3 * i);
```



- Minimal code refactoring  $\rightarrow$  productivity + clarity.
- Supported by OpenMP 4.0+, StarSs, etc.




Fundamental Problem

Dependence Inference takes non-negligible amount of time.

- It has been successfully accelerated with FPGAs (see Picos).
- The problem remains for the most taxing workloads, though.
- That is due to the high CPU-FPGA communication latencies.

## Our RISCV-based Solution




- Minimize overheads by bringing native support for Task Scheduling to the Processor.
- Access to Picos provided by RoCC interface.
- Ongoing project first prototype by end of semester.
- Now using ZC706 board, allowing for 6 RC cores. We'll port it to AXIOM board afterwards, allowing for up to 12 cores.
- Picos has been tested as a FPGA accelerator serving ARM cores before, so we have a proper performance baseline.

## Ever tried booting SMP Linux on Rocket Chip?

- System boots SMP Linux (Kernel 4.15)
- Entirely open-source project
  - Deliverables to be released as Docker images setting relevant git repos at the right version combination.
  - Base release has tools for building SMP Linux, running simulations and generating compatible Rocket Chip bitstreams for Zynq boards (based on freedom-u-sdk and fpga-zynq forks).



This project was financed by FAPESP under research grants (2017/02682-2) and (2018/00687-0), and by the Spanish Ministry of Science and Technology under grant (TIN2015-65316-P).



# **Present design facts & figures**

	Klessydra SO	Klessydra T01x	Klessydra T02x	Klessydra T03x
exec. mode	М	Μ	Μ	Μ
ISA	RV32I, priv 1.10	RV32I, priv 1.10	RV32I, priv 1.10	RV32I, priv 1.10
Atomic op.	no	AMOSWAP	AMOSWAP	AMOSWAP
pipe stages	2	2	3	4
Reg. file	Single 32x32b	Multiple 32x32b	Multiple 32x32b	Multiple 32x32b
harts	1	from 1 to x	from 2 to x	from 3 to x
irq sources	external	ext. + inter-hart	ext. + inter-hart	ext. + inter-hart
WFI	core	per-hart	per-hart	per-hart
Halt/wakeup	core	core	core	core
Throughput (Xilinx ser. 7)	up to 71 MIPS	up to 78 MIPS	up to 106 MIPS	up to 135 MIPS

- Passed all RISC-V RV32I tests and all Pulpino tests compatible with RV32I
- Basic debug hardware support
- Basic runtime system with software primitives for hart synchronization / mutex
- Equipped with dedicated test suite for hart synchronization / mutex

# Observations and Ideas

- The first programming language learned shapes how one thinks
- Rocket Chip adoption rests upon Chisel adoption
- Collecting best practices for teaching Chisel will accelerate the adoption of Rocket Chip
- Rocket Chip uptake will also increase if the code style become easier to learn
- Main idea here is adding extra hand holding on the exact issues that people have experienced
- Excellent documentation in the Chisel wiki, chisel-tutorial and generator-bootcamp

# Concrete Steps

- Add extra hand holding on the exact issues that people have experienced
- Create a bridge from where the current teaching materials leave off to the more advanced coding techniques, such as Cake Pattern and Diplomacy
- Learning Journey learningjourney.intensivate.com
- Developed in collaboration with **Intensivate**
- First undergraduate lecture was held last week back in Banja Luka
- Chisel Bootcamp May 10<sup>th</sup>-11<sup>th</sup> in Belgrade 30 faculty members



# Hardware Undo+Redo Logging

## Matheus Ogleari Ethan Miller Jishen Zhao https://users.soe.ucsc.edu/~mogleari/

CRSS Retreat 2018 May 16, 2018







# Typical Memory and Storage Hierarchy:



### **<u>Storage</u>** Data persistence



# Persistent M

### Fast memory interface + persistence







# Persistent Memory is Coming!

### Hardware – NonVolatile Random Access Memories (NVRAMs)

**3D XPoint** 










**DDR3 Compatible MRAM** 




DRAM w/ Ultra-


### Software – Persistent-memory-aware system software



#### Persistent Memory File Systems

File system	Metadata atomicity	Data atomicity	Mmap Atomicity [1]
BPFS	Yes	Yes [2]	No
PMFS	Yes	No	No
Ext4-DAX	Yes	No	No
SCMFS	No	No	No
Aerie	Yes	No	No
NOVA	Yes	Yes	Yes





# Persistent Memory is Ceming!

# ...but unlocking its full potential isn't easy






Logging, checkpointing, copy-on-write, etc



### Persistence

- Traditionally property of storage systems
- Now must maintain in the memory system




# **Opportunity** Hardware Undo + Redo Logging




### Persistence Requirement in Cache-Memory Hierarchy


# Update persistent memory with a transaction




# Preview of Undo+Redo Logging Benefits




# Benefits of Undo + Redo Logging




## **Undo+Redo Logging Benefits**



### Inefficiency of Software Logging in Persistent Memory




## Performance Cost of Increased Memory Traffic





What Can We Leverage from Hardware?

Mechanism: Hardware Logging (HWL)



## Undo+Redo Logging: Rides Along with CPU Caching Naturally maintains the order between log and data






## **Commit the Transaction**

## **Design principles**


- Hardware Logging (HWL) implements undo+redo in hardware
- Force Write Back (FWB) decoupled from transaction execution

## Transaction T<sub>A</sub>



## Software and Hardware Cost

### Software support




### Hardware overhead

Major Components	Logic Type	Size
Transaction ID register	Flip-flop	1 byte per HW thread
Log head and tail registers	Flip-flop	16 bytes
Fwb cache tag bit	SRAM	1 bit per cache line

### Key Performance Results


Ideal performance



Processor configuration: Core i7, 22nm, 4-core, 2.5GHz, 2 threads/core

Other results: energy consumption, instruction increase, IPC, sensitivity studies, etc.






## Key points

- Rethink the way traditional software logging is done
- Exploit opportunities in existing hardware can naturally support data persistence

## Ongoing Work and Collaboration

Western Digital Internship





#### **STING – A Complete RISC-V Functional Verification Solution**

Presenter: Shubhodeep Roy Choudhury Co-founder & CEO, Valtrix

Co-authors: Shajid Thiruvathodi



## **Introduction to STING**

Software stack of test generators, checkers, device drivers, API library and micro kernel; Can be flexibly configured into a portable bare-metal program

Custom DSL (configuration file based mechanism) and programming frameworks allows development of constrained random, directed, use-case or graph-based tests


Lightweight and deterministic kernel with a very small instruction and memory footprint

Modes of execution to make the most efficient use of cycles in any verification environment

Supports all the IPs present in the SoC

Can be used out-of-box for supported IP/SoC implementations or ported with minimal efforts for new ones

Generalized architecture agnostic solution for softwaredriven functional verification methodology



Thank you for using www.freepdfconvert.com service!

Only two pages are converted. Please Sign Up to convert all pages.

https://www.freepdfconvert.com/membership

## Dynamic Language Runtimes on RISC-V I: Short-term view

- Dynamic languages are key
- OTI/IBM J9 open source
- Universal VM for Smalltalk, Java, Ruby, ...
- RISC-V port: Preliminary results Boris Shingarov

LabWare

# Dynamic Language Runtimes on RISC-V //: Long-term view

- OMR runtime abstractions
- Target-agnostic backend synthesis from formal spec
- Formal verification of JIT

Boris Shingarov

LabWare



## **SEGGER – The Embedded Experts**



**SEGGER** Microcontroller provides professional development and production solutions for the embedded market. All SEGGER products are highly optimized, "simply work" and benefit from more than 25 years of experience in the industry.

Founded: 1992 Employees: 50+ Founder: Rolf Segger Headquarter: Hilden, Germany



## Your one-stop shop from development to production



## **Proud Sponsor and Partner of RISC-V**

SEGGER Microcontroller provides the most comprehensive and professional ecosystem for the RISC-V architecture.





Real-time Operating System

embOS is a prioritycontrolled real-time operating system, designed to be used as foundation for the development of embedded applications.



IDE - Embedded Studio

SEGGER's Embedded Studio supports RISC-V architecture and offers a comprehensive solution to develop and debug your application.



J-Link Debug Probe

The J-Link debug probes with their outstanding performance, robustness and ease of use are the market leading debug probes.




www.segger.com

## Defeating the Recent AnC Attack by Simply Hashing the Cache Indexes — Implemented in a BOOM SoC

#### Wei Song, Rui Hou, Dan Meng

Institute of Information Engineering, Chinese Academy of Sciences

- Cache side-channel attacks relies on the deterministic mapping between virtual address to cache indexes.
- AnC is a smart cache side-channel attack that utilizes this mapping to break the ASLR protection in most browsers.
- Our defense is to remap the cache layout using part of the physical address.




## Using PA as a secret key as it is normally unknown to user mode programs.

$$CI = VA[s + 5:6]$$

CI: cache index VA: virtual address PA: physical address 2<sup>s</sup>: number of sets

$$CI = VA[s+5:6] \bigoplus PA[2s+5:s+6]$$



#### IF:

An OS constantly allocates random physical pages to consecutive virtual pages and disable the huge page support.

#### THEN:

The proposed change can stop most PRIME+PROBE, EVICT+TIME and AnC attacks with marginal performance overhead.

## Cybersecurity software increases vulnerability and ruins performance

- Processors blindly run vulnerable software
- Cybersecurity companies respond with more software
- But adding more layers of software—even security software—just adds more bugs
- Plus each layer of software substantially degrades system performance

# CoreGuard: Silicon IP that integrates with RISC-V processors

- CoreGuard empowers modern RISC processors to defend themselves in real time from network-based attacks
- Blocks entire classes of attacks from MITRE's Common Weakness Enumeration (CWE) of 705 vulnerabilities
- With optimized rule cache: little to no impact on performance. Power and area impact are design dependent



## CoreGuard: Block diagram



#### Architecture agnostic IP licensed and delivered as hardware design files


- Extract a set of trace signals from host RISC-V processor
- Provide mechanism for CoreGuard to affect a stall on the host
- Connect host RISC-V processor's data bus to CoreGuard instead of the memory bus fabric
- Instantiate CoreGuard on SoC and connect host RISC-V processor and bus fabric
- Increase system memory as needed to account for metadata's needs
- Handle exceptions thrown from CoreGuard when policy violated

RISC-V Trace Interface proposed by UltraSoC, SiFive SOFTWARE SoC Host Processor **Policy Violation Handler** Cache **Operating System** Instruction Memory Hardware Application Code & Data Writes Trace Interlock **CoreGuard Policy Enforcer** PEX Rule Cache **CoreGuard Micropolicies** Allowed Memory Writes Memory

See our poster to start integrating security on your SoC1




#### AXIS == Pre-declared access pattern



Linear (row)


HPC algorithms > 90% efficient

**Exploits ROW buffer** 



#### Stepper (col)

- Striding access e.g. column access, select small field
- Cannot Exploit ROW buffer
- Mathematically predictable



#### Indirect

- 'Random' access
- Defined by an index
- Scatter-Gather operation
- HPCG algo < 10% efficiency
- Program code access



**Key Concepts: Forward Caching Index Tables** Fast Forward Caching

#### **Key Capabilities:**


Sorting Name/Value Lookup Scatter/Gather

#### **Key Advantages:**

Lower Latency **Efficient Bandwidth** Usage **Better Security** 

# **Micron Technology: M<sup>3</sup>**

#### SCR5: efficient RISC-V core with Linux and SMP support



- •RV32IMC[AFD]
- 1-4 Cores SMP
- •7-9 stages in-order pipeline
- •Full MMU, virtual memory
- •U/S/M modes
- •Static BP, BTB, BHT RAS
- •4-64KB L1\$ with hardware prefetcher
- •128KB-1MB shared L2\$, fully coherent + Directory
- •All RAMs with ECC (SEC/DED)
- •Memory Protection Unit
- •32/64/128 bit AXI4

#### 1GHz+@28nm

From 250 kGates (basic single-core config w/o caches) Licensed and taped-out at the customer


Performance*, * DhrpeneMHZCorem	DMIPS	-02	1.60
		-best** .1.0 BM from	2.48 TCM
** O3-funroll-loops -fpee	I-loops -fgcse-s Coremark	m -fgcse-las -best**	<sup>-flto</sup> 2.83



Sk

#### SK ₅

### Quad-Core Linux-capable SCR5-based SDK









Copyright© 2018 Syntacore. All trademarks, product and brand names belong to their respective owners

## Western Digital.

#### CoT, RoT, RISC-V & High Volume Application

Danny Ybarra – CTO organization Storage Device Security Architect April 25, 2018

- System Security Challenge
- System Chain of Trust (CoT) and Root of Trust (RoT)
- WD Security Deployment: a High Volume Production application

2

- WD RoT basics
- RoT And RISC-V Opportunities

#### **System Security Challenge**

 Today's Security Solution are created with independent security components
 Each component defines its contribution to the security solution and is measured against different Security Evaluation standards or best-practices
 User Data passes between the components with varying degrees of data protection






- NEXT STEPS: System Security should bind the system's security components
  - System Guidelines are being established to define relationships between components. (e.g. SP800-193: CoT & RoTs that provide Protection, Detection, & Recovery)

All rights reserved

#### **System's Security Integration**

- Device's RoT also serves as a Chain of Trust (CoT) keystone
- Platform & Device CoT Functions need:
- Device Attestation
- Device Roles Authentication
- Device Feature Authorization
- -General Security Protocol support
- RoT (w/RISC-V) considerations
  - Balancing Security vs. Performance vs. Cost
     Agility to adapt to multiple internal and external application




#### WD Storage Security Deployment: High Volume Application

#### Security Requirements must:

- Satisfy <u>customer</u> and <u>WD</u> needs
   Protect against remote and physical attacks
- Protect against external and internal attacks
- <u>Device</u> and <u>Processes</u> RoTs protect/detect/manage:
  - Secure Objects (FW & CSPs)
- Secure Messages/Protocols
   Shared and Device Unique RSA Key Injection
- Device RoT designs balance:
  - Internal & External Protection
  - Performance
  - Cost
  - Apps Agility


#### REQUIREMENTS



#### WD Storage Device RoT Basics

#### RoT Basics


- Physical Isolation
- FW, CSPs, & Message Authentication entering RoT
- Cryptographically Binds FW/CSPs to Device
- Provide ClearText Key/CSP isolation
- Provide "Atomic" function protection
- RoT HW & FW Operation provide:
- Device Access Control management
- Security Services
- Immutable Key Management
- Media Encryption Key (MEK) Management RoT Example
  - Has sole Media Encryptor Key cache access
  - Generates and protects Cleartext MEKs
  - Binds security protocol operations to Cleartext MEK usage
  - Binds & protects MEKs/Objects to device unique symmetric Keys



#### **SoC RoT And RISC-V Customization Opportunities**

- Each RoT Deployment Must balance:
   Protection, Performance, Cost, TimeToMarket
- Cryptographic Performance Range
  - Full Algorithm Assist
  - Partial Algorithm Assist
  - FW Instruction Assist
  - FW Only
  - ROM or FW cryptographic functions
  - Random Number Generation
- RoT Virtual or Physical isolation & Memory Mgmt
  - Privilege vs. User Mode Isolation
  - Resource Sharing Concerns (MMU: SRAM, DDR, Ports, SoC Modules)
- Other Opportunities
  - Other Side Channel Attack types (simple power, diff power)
  - OTP Management
- Security Evaluation standardization
- CoT Deployment

#### Note: RISC-V opportunity in RED



# Western Digital.