



Western Digital®

Unleashing Innovation from Core to the Edge

Martin Fink

EVP, Chief Technology Officer

Forward-Looking Statements

Safe Harbor | Disclaimers

This presentation contains forward-looking statements that involve risks and uncertainties, including, but not limited to, statements regarding our contributions to and proposals for the RISC-V ecosystem, technology and product development, business strategies and growth opportunities, the capabilities and features of our RISC-V cores, expectations regarding data growth and its drivers, and industry trends. Forward-looking statements should not be read as a guarantee of future performance or results, and will not necessarily be accurate indications of the times at, or by, which such performance or results will be achieved, if at all. Forward-looking statements are subject to risks and uncertainties that could cause actual performance or results to differ materially from those expressed in or suggested by the forward-looking statements.

Key risks and uncertainties include volatility in global economic conditions; business conditions and growth in the storage ecosystem; unexpected advances in competing technologies; our development and introduction of products based on new technologies and expansion into new data storage markets; the impact of competitive products and pricing; actions by competitors; risks associated with acquisitions, mergers and joint ventures; difficulties or delays in manufacturing; and other risks and uncertainties listed in the company's filings with the Securities and Exchange Commission (the "SEC") and available on the SEC's website at www.sec.gov, including our most recently filed periodic report, to which your attention is directed. We do not undertake any obligation to publicly update or revise any forward-looking statement, whether as a result of new information, future developments or otherwise, except as required by law.




Diverse and Connected Data Types

Tight coupling between Big Data and Fast Data

Big Data



Scale



Fast Data



Performance

Innovating from the Core to Edge



Big Data & Fast Data from the Core to Edge


Big Data

Fast Data




Scale

Latency




From General Purpose to Purpose Built

Architectures require open standard interfaces



Western Digital RISC-V History

Motivated by our desire for open standard interfaces



To create purpose-built architectures

Harness the power of **openness** with RISC-V to unleash innovation

Leverage the **configurability** of RISC-V to ensure open standard interfaces



Western Digital Proposes Open Standard Interface for Memory Fabric – OmniXtend™

RISC-V




GPU



FPGA




Memory



AI Accelerator



Other CPU



Memory Fabric

Data is the center of the architecture



No established hierarchy – CPU doesn't 'own' the GPU or the Memory

Preserved Cache Coherency over the Network

Cache Coherency

Enables multiple processors to share the same memory

Coherency ensures that the processors and data are in sync



Let's standardize a Cache Coherency Fabric


Join the collaboration



- Routable and switchable fabric
- Leverages ubiquitous Ethernet

OmniXtend initial specification

at <https://github.com/westerndigitalcorporation/omnixtend>



The image features a low-angle, upward-looking perspective of a modern glass skyscraper. The building's facade is composed of numerous rectangular glass panels, creating a complex grid pattern. The sky is visible through the glass, appearing as a bright, hazy blue. The overall color palette is dominated by blues and greys, with a slight orange glow on the left side of the image. The Western Digital logo is positioned in the top left corner, and the main headline is in the center-left. A black banner with orange and white text is at the bottom, and a small copyright notice is in the bottom left corner.

Western Digital®

Let's Build an Ecosystem


Join us and adopt **OmniXtend as an** open standard interface
for new innovations with **Coherent Memory Fabric Architectures**

DRIVING MOMENTUM


Western Digital ships in excess
of **1 Billion** cores per year

...and we expect to **double that**

Transitioning our product portfolio
to **RISC-V** over time




Introducing Western Digital's RISC-V Core



- 2-way, superscalar, in-order core with 9 stages pipeline:
 - Support for RV32IMC
- Performance targets @ 28nm:
 - Up to 1.8 GHz operation
- Programmable Interrupt Controller
 - Supports up to 255
- AHB-lite, AXI bus options
- Verilator Clean
- RISC-V Debug support

Introducing Western Digital's RISC-V Core

SweRV Core™




- 2-way, superscalar, in-order core with 9 stages pipeline:
 - Support for RV32IMC
- Performance targets @ 28nm:
 - Up to 1.8 GHz operation
- Programmable Interrupt Controller
 - Supports up to 255
- AHB-lite, AXI bus options
- Verilator Clean
- RISC-V Debug support

CoreMark/Mhz Performance

Normalized for single core performance

The **In Order** SweRV Core simulated tested performance was measured at 4.90¹



CoreMark data from C.Celio, D.Patterson, K.Asanovic, <https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.pdf>

¹Estimated simulation performance based on internal Western Digital results; NOT actual comparison to CoreMark testing results

Western Digital RISC-V SweRV Core

We said our cores would be
embedded and for internal use only

And ...

IT WILL BE OPEN SOURCED!

Download it CY Q1 2019:

<https://github.com/westerndigitalcorporation/swerv>

Western Digital SweRV Instruction Set Simulator (ISS)


We are also Open Sourcing SweRV ISS™!!!

- Implemented independently of RTL
- Models closely coupled memories, interrupt and debug
- Provides infrastructure for
 - Design verification
 - Performance modeling
- Configurable
 - Memory size
 - Instruction, Data Caches, CSRs



SweRV ISS Full Test Bench Support

- Designed to work with RTL verification
- External events are modeled
 - Checks interrupts, bus errors, etc.
- Test bench compares state change after each instruction



Download it now at:

<https://github.com/westerndigitalcorporation/swerv-ISS>

Summary



OmniXtend

Cache Coherent Fabric
Open Standard
Based on Ubiquitous Ethernet



SweRV Core

Western Digital's first
RISC-V designed core
Will be open sourced



SweRV ISS

Western Digital designed
Instruction Set Simulator
Is open sourced now



Adopt OmniXtend & help build
an open cache coherent fabric.

Download SweRV Core and SweRV ISS. Collaborate and
contribute to their development. Invest in the RISC-V ecosystem.

**INDUSTRY
IMPACT**

**Driving open standard interfaces and new levels of collaboration
for the next generation of innovation**



Western Digital. **Creating environments for data to thrive**



Western Digital[®]