64-bit RISC-V Chip with MMU, L1 and L2 Memories

CPU & FPU (RV64GC)

I$ (4KB)  D$ (4KB)

PTW

Debug Module

Boot ROM

JTAG

L2-RAM (64KB)

PWM

GPIO

SPI Flash

SPI

UART

TileLink

CLINT

PLIC
Implementation Result

Process: 0.18um (ROHM)
Area: 3.75mm x 3.75mm
SRAM:
  - I$ + D$: 4KiB + 4KiB
  - L2-RAM: 64KiB
Std. Cell: 302KG (Utilization: 53%)
Voltage: 1.8V
Frequency: 80MHz @typ (not optimized)

- This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc., Cadence Design Systems, Inc., Mentor Graphics, Inc., Rohm Corporation and Toppan Printing Corporation.
- This presentation is based on results obtained from a project commissioned by the New Energy and Industrial Technology Development Organization (NEDO).