

Hardware/Software Co-Design with the Open Source Renode Framework and RISC-V


Getting Started With RISC-V NA Tour, 2019

Michael Gielda, mgielda@antmicro.com




Why HW/SW co-design?

- Design cycles are radically decreasing, and new HW platforms become more complex: **features** vs **security** vs **safety** vs **ease-of-use**
- More and more software is expected to be provided for out of the box experience
- Configurability and openness of RISC-V offers the promise of “software-driven” design...



Why HW/SW co-design?

- ... but new tools and methods are needed to deliver on the promise
- You can't just build your platform sequentially any more, many elements need to be set in motion simultaneously and iterated on
- Cost of bug caught early is 1000x less than one caught further down the line



RENODE™


Reshape Reload Rethink
Regenerate Remake

Develop your IoT product
with Renode™:

GET STARTED

SCROLL

Continuous Integration based development



Renode in short

- rapid development framework for building software including real, end-user applications
- open source Instruction Set Simulator (ISS) with a multi-layered framework on top
- strong background in practical use across multiple architectures (mainly but not only ARM & RISC-V)
- commercial backing from Antmicro - we use it ourselves extensively

Renode - why?

- system emulator - mimic entire boards or even multiple connected nodes
- most interesting name I heard: “hierarchical functional simulator” - ‘building-block’ nature
- scriptable, API-oriented, extremely flexible
- software agnostic - runs Zephyr, Linux, bare metal, proprietary SW: binary compatible (no special compilation targets)

The image features a collection of white puzzle pieces against a solid black background. On the left side, a cluster of several interlocking puzzle pieces is shown. To the right of this cluster, there is a single, isolated puzzle piece. The missing piece creates a gap in the assembly, symbolizing a missing link or a challenge to be solved.

RENODE™ &
RISC-V

Easy to develop & prototype


- lots of useful abstraction and interfaces
- human readable, modular and extensible platform description format
- plug-and-play blocks, Python stubs

```
uart: UART.MiV_CoreUART @ sysbus 0x70001000  
    clockFrequency: 66000000
```


```
cpu: CPU.RiscV @ sysbus  
    cpuType: "rv32g"
```

```
plic: Interrupts.PlatformLevelInterruptController @ sysbus 0x40000000  
    IRQ -> cpu@1  
    numberOfSources: 31 //based on release notes
```


Layer #3: Complex system



Layer #2: The device




Layer #1: System-on-Chip



Enabling the Freedom to Innovate: PolarFire SoC FPGA architecture



PolarFire SoC FPGA architecture




Before - a USD 3000 development platform (hard to fit in carry-on luggage)



Now – Renode, a free and open source framework that's in your PC (or server)

Get Renode™ for:




PFSoC support

- Entire SoC complex
- include lots of I/O like USB, PCIe, CAN, I2C, SPI, GPIO, Eth...
- can model additional peripherals in the FPGA - easy to add new models as blocks
- integration with Verilator to actually co-simulate the IPs

PFSoc support highlights

- interfaces for multi-node connectivity
- also host-guest networking for Eth
- networking includes TSN/PTP
- analyze protocols, debug entire system at the same time





```
[13-41-24.121] [DEBUG] client/radio: Sending frame 0x61 0xDC 0xB 0xCD 0xAB 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0  
[C0X5 C0X66 0xA  
[13-41-24.131] [WARNING] server/sysbus: [CPU@: 0x20B5D8] (tag: ADC) ReadDoubleWord from non existing periph  
[13-41-24.132] [WARNING] server/sysbus: [CPU@: 0x20B5D8] (tag: ADC) WriteDoubleWord to non existing periph  
[13-41-24.132] [WARNING] server/sysbus: [CPU@: 0x20B5D8] (tag: ADC) ReadDoubleWord from non existing periph  
[13-41-24.132] [WARNING] server/sysbus: [CPU@: 0x20B5D8] (tag: ADC) ReadDoubleWord from non existing periph
```

server.sysbus_uart0

```

13:41 Sending request 0 to fd00::200:0:0:2
13:41 Received request 1 from fd00::200:0:0:2
13:41 Sending request 1 to fd00::200:0:0:2
13:41 Received request 2 from fd00::200:0:0:2
0xC5 Sending response 2 to fd00::200:0:0:2
13:41 Received request 3 from fd00::200:0:0:2
0x00 Sending response 3 to fd00::200:0:0:2
0x00 Received request 4 from fd00::200:0:0:2
13:41 Sending response 4 to fd00::200:0:0:2
13:41 Received request 5 from fd00::200:0:0:2
13:41 Sending response 5 to fd00::200:0:0:2
13:41


```

```
13:41:27.2544 [WARNING] client/sysbus: [CPU0: 0x203E24] (tag: 'ADC') ReadDoubleWord from non existing peripheral
13:41:27.2544 [WARNING] client/sysbus: [CPU0: 0x203E24] (tag: 'ADC') WriteDoubleWord to non existing peripheral
13:41:27.2545 [WARNING] client/sysbus: [CPU0: 0x203E24] (tag: 'ADC') ReadDoubleWord from non existing peripheral
13:41:27.2545 [WARNING] client/sysbus: [CPU0: 0x203E24] (tag: 'ADC') ReadDoubleWord from non existing peripheral
13:41:28.4190 [WARNING] client/sysbus: [CPU0: 0x203E24] (tag: 'ADC') ReadDoubleWord from non existing peripheral
13:41:28.4191 [WARNING] client/sysbus: [CPU0: 0x203E24] (tag: 'ADC') WriteDoubleWord to non existing peripheral
```

```


13:41:28.4191
13:41:28.4201
13:41:28.4221
client:sysbus,uart0
Sending request 0 to fd00::200:0:0:1
0xC4 0x66 0x5
Received response 0 from fd00::200:0:0:1
13:41:28.4349
Sending request 1 to fd00::200:0:0:1
Received response 1 from fd00::200:0:0:1
13:41:28.4350
Sending request 2 to fd00::200:0:0:1
Received response 2 from fd00::200:0:0:1
13:41:28.4383
Sending request 3 to fd00::200:0:0:1
0xC4 0x66 0x5
Received response 3 from fd00::200:0:0:1
13:41:29.0983
Sending request 4 to fd00::200:0:0:1
Received response 4 from fd00::200:0:0:1
13:41:29.0983
Sending request 5 to fd00::200:0:0:1
13:41:29.0984
Received response 5 from fd00::200:0:0:1
13:41:29.1094
13:41:29.1095

```



PFSoc support highlights

- interfaces for connecting e.g. sensors and actuators
- quite useful for building real boards that interact with the external world



```
Renode

RENODE™

Renode, version 1.3.0.24449 (8fbc6f2c-201804301213)


(monitor) 1 $CWD/./data/environment-demo/environment-demo.resc
(http-server) env GetRegisteredSensorsNames
[
http-server:sysbus.spi0.lm74,
]
(http-server) s
Starting emulation...
(http-server) env Temperature 37
(http-server) []
```

```
http-server:sysbus.uartB

SPI Example application
TI LM74 configured
Zephyr HTTP Server
Address: 192.0.2.2, port: 8000

-----
[print_client_banner:42] Connection accepted
Address: 192.0.2.16, port: 43716
[http_ctx_get:294] Free ctx found, index: 0
Data read: r[0] 12, r[1] 87, raw 1287
[http_write:59] net_nbuf_get_tx, rc: 0 <OK>
[http_write:82] net_context_send: 0 <OK>
[]
```

```
4:05:56.0117 [DEBUG] spi1: SSI enabled.
4:05:56.0117 [DEBUG] spi1.ethernet: Write to 0x1F, bank 0, value 0x5.
4:05:56.0119 [DEBUG] spi1: SSI disabled.
4:05:56.0120 [DEBUG] spi1: SSI enabled.
4:05:56.0121 [DEBUG] spi1.ethernet: Read from 0x19, bank 1.
4:05:56.0123 [DEBUG] spi1: SSI disabled.
4:05:56.0124 [DEBUG] spi1: SSI enabled.
4:05:56.0125 [DEBUG] spi1.ethernet: BitClear to 0x1C, bank 1, bits to clear:
4:05:56.0127 [DEBUG] spi1: SSI disabled.
```




PFSoc support highlights

- interfaces for connecting with interesting external elements
- enable to really explore the flexibility of Renode




SoftConsole integration

- Standard IDE, comes bundled
- Linux and Windows
- examine the entire system as you're developing code
- new and exciting abilities



SoftConsole integration

- Renode is extremely extendible
- Debug, tracing, visualisation - we have all the data




```
antmicro@renode-dell: ~/renode-hq-master/renode
File Edit View Search Terminal Help

21
20 Execute Command sysbus.gpioInputs.user_switch_1 Toggle
19 Test If Uart Is Idle 5
18
17 Should Generate Interrupts On Gpio Both Edges
16 Create Machine riscv-interrupt-blinky-gpio_interrupts-edge_both.elf-s_134928-d90257bf
15 Create Terminal Tester ${UART}
14
13 Start Emulation
12
11 Wait For Line On Uart CoreTIMER and external Interrupt Example.
10 Wait For Line On Uart Observe the LEDs blinking on the board. The LED patterns changes every
9
8 Test If Uart Is Idle 5
7
6 Execute Command sysbus.gpioInputs.user_switch_0 Toggle
5 Wait For Line On Uart GPIO1
4
3 Execute Command sysbus.gpioInputs.user_switch_0 Toggle
2 Wait For Line On Uart GPIO1
1
157 Execute Command sysbus.gpioInputs.user_switch_1 Toggle
MiV.robot 157,17 62%
```

```
antmicro@renode-dell: ~/renode-hq-master/renode
File Edit View Search Terminal Help

antmicro@renode-dell:~/renode-hq-master/renode$ ./test.sh tests/platforms/MiV/MiV.robot
Preparing suites
Starting suites
Running tests/platforms/MiV/MiV.robot
=====
MiV
=====
Should Blink Led Using Systick | PASS |
-----
Should Blink Led Using CoreTimer | PASS |
-----
Should Run FreeRTOS Sample | PASS |
-----
Should Run LiteOS Port Sample | PASS |
-----
Should Generate Interrupts On Gpio Rising Edge | PASS |
-----
Should Generate Interrupts On Gpio Falling Edge | PASS |
-----
Should Generate Interrupts On Gpio Both Edges | PASS |
-----
Should Generate Interrupts On Gpio High Level | PASS |
-----
Should Generate Interrupts On Gpio Low Level | PASS |
-----
MiV | PASS |
=====
9 critical tests, 9 passed, 0 failed
```

Test Suite Test Log - Mozilla Firefox

Test Suite Test Log

file:///home/antmicro/renode-hq-master/renode/output/tests/log.t

REPORT

20180430 14:19:12 GMT+02:00
30 seconds ago

Test Suite Test Log

Test Statistics

Total Statistics	Total	Pass	Fall	Elapsed	Pass / Fall
Critical Tests	9	9	0	00:01:08	
All Tests	9	9	0	00:01:08	

Statistics by Tag	Total	Pass	Fall	Elapsed	Pass / Fall
No Tags					

Statistics by Suite	Total	Pass	Fall	Elapsed	Pass / Fall
Test Suite	9	9	0	00:01:09	

Test Execution Log

SUITE Test Suite00:01:09.279

Full Name:Test Suite

HotSpot Action:-

Source:/home/antmicro/renode-hq-master/renode/tests/platforms/MiV/MiV.robot

Start / End / Elapsed:20180430 14:18:02.710 / 20180430 14:19:11.989 / 00:01:09.279

Status:9 critical test, 9 passed, 0 failed
9 test total, 9 passed, 0 failed

SETUPrenode-keywords, Setup00:00:01.132

TEARDOWNrenode-keywords, Teardown00:00:00.001

TESTShould Blink Led Using Systick00:00:01.752

TESTShould Blink Led Using CoreTimer00:00:06.823

TESTShould Run FreeRTOS Sample00:00:00.251

TESTShould Run LiteOS Port Sample00:00:06.068

TESTShould Generate Interrupts On Gpio Rising Edge00:00:15.144

TESTShould Generate Interrupts On Gpio Falling Edge00:00:15.185

TESTShould Generate Interrupts On Gpio Both Edges00:00:05.274

Full Name:Test Suite.Should Generate Interrupts On Gpio Both Edges

Start / End / Elapsed:20180430 14:18:49.106 / 20180430 14:18:54.380 / 00:00:05.274

Status:PASS (critical)

SETUPRemote, Reset Emulation00:00:00.040

KEYWORDCreate Machine riscv-interrupt-blinky-gpio_interrupts-edge_both.elf-s_134928-d90257bf9f12b2133c1631952a379c1bebd9d97b00:00:00.111

Significance of PolarFire SoC platform

- as an FPGA SoC, ideal for developing and prototyping new RISC-V hardware solutions
- custom accelerators in FPGA fabric
- Linux + real-time systems
- showing the way with an ultra-flexible **pre-silicon** development platform for all developers - Renode



Co-simulation with Verilator

- For IP you care about, you can simulate the real RTL with Verilator
- The co-simulated block works as a regular Renode block (of course much slower), driven from Renode with all APIs, only a small shim needed
- Divide and conquer your problem - simulate most of the system fast and limit HDL simulation to minimum
- Developing and extending this feature with multiple partners

Renode - Verilator integration

```
dwojciechowski@Dawid-Antmicro: ~/Documents/test/renode-hq/renode
```

```
cpu: CPU.RiscV32 @ sysbus
  cpuType: "rv32g"
  privilegeArchitecture: PrivilegeArchitecture.Priv1_09
  cInt: cInt

plic: IRQControllers.PlatformLevelInterruptController @ sysbus 0x40000000
  [0-3] -> cpu@[8-11]
  numberOfSources: 31
  prioritiesEnabled: false

// Power/Reset/Clock/Interrupt
cInt: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
  frequency: 66000000
  [0, 1] -> cpu@[3, 7]

ram: Memory.MappedMemory @ sysbus 0x60000000
  size: 0x06400000

uart0: Verilated.Uart @ sysbus <0x70000000, +0x100>
  filePath: "../../../renode-verilator-integration/samples/uartlite/uartlite"
  frequency: 100000000
  limit: 10000
```

Activities

Renode

Renode - Verilator integration

uartlite:sysbus.uart0

I'm alive! counter = 246
I'm alive! counter = 247
I'm alive! counter = 248
I'm alive! counter = 249
I'm alive! counter = 250
I'm alive! counter = 251
I'm alive! counter = 252
I'm alive! counter = 253
I'm alive! counter = 254
I'm alive! counter = 255
I'm alive! counter = 256
I'm alive! counter = 257
I'm alive! counter = 258
I'm alive! counter = 259
I'm alive! counter = 260
I'm alive! counter = 261
I'm alive! counter = 262
I'm alive! counter = 263
I'm alive! counter = 264
I'm alive! counter = 265
I'm alive! cou

11:12:39.1782 [DEBUG] uart0: Write 101 to address 4
11:12:39.1792 [DEBUG] uart0: Write 114 to address 4
11:12:39.1802 [DEBUG] uart0: Write 32 to address 4
11:12:39.1814 [DEBUG] uart0: Write 61 to address 4
11:12:39.1825 [DEBUG] uart0: Write 32 to address 4
11:12:39.1838 [DEBUG] uart0: Write 50 to address 4
11:12:39.1847 [DEBUG] uart0: Write 54 to address 4
11:12:39.1856 [DEBUG] uart0: Write 52 to address 4
11:12:39.1865 [DEBUG] uart0: Write 13 to address 4
11:12:39.1874 [DEBUG] uart0: Write 10 to address 4
11:12:39.1883 [DEBUG] uart0: Write 73 to address 4
11:12:39.1893 [DEBUG] uart0: Write 39 to address 4
11:12:39.1903 [DEBUG] uart0: Write 109 to address 4
11:12:39.1912 [DEBUG] uart0: Write 32 to address 4
11:12:39.1920 [DEBUG] uart0: Write 97 to address 4
11:12:39.1930 [DEBUG] uart0: Write 108 to address 4
11:12:39.1938 [DEBUG] uart0: Write 105 to address 4
11:12:39.1951 [DEBUG] uart0: Write 118 to address 4
11:12:39.1966 [DEBUG] uart0: Write 101 to address 4
11:12:39.1976 [DEBUG] uart0: Write 33 to address 4
11:12:39.1985 [DEBUG] uart0: Write 32 to address 4
11:12:39.1994 [DEBUG] uart0: Write 99 to address 4
11:12:39.2005 [DEBUG] uart0: Write 111 to address 4
11:12:39.2015 [DEBUG] uart0: Write 117 to address 4
11:12:39.2025 [DEBUG] uart0: Write 110 to address 4
11:12:39.2034 [DEBUG] uart0: Write 116 to address 4
11:12:39.2044 [DEBUG] uart0: Write 101 to address 4
11:12:39.2056 [DEBUG] uart0: Write 114 to address 4
11:12:39.2067 [DEBUG] uart0: Write 32 to address 4
11:12:39.2076 [DEBUG] uart0: Write 61 to address 4
11:12:39.2086 [DEBUG] uart0: Write 32 to address 4

Ren

Renode

RENODE™

Renode, version 1.6.1.19570 (8c9f17c8-201901091537)

(monitor) s @tests/platforms/verilated/scripts/uartlite.resc
(uartlite)

0:51 / 1:28

Scroll for details

Example: LiteX soft SoC

- open source configurable SoC, RISC-V option
- runs 32-bit Linux now!
- Renode model of core and peripherals e.g. Ethernet, UART etc.
- can build, for example, a simulated setup with multiple Ethernets
- easily add extra HDL peripherals through Verilator integration



HW/SW co-development: Dover Microsystems

- Dover is developing CoreGuard™ cybersecurity silicon IP, used by customers such as NXP
- Renode was extended by Antmicro for Dover with fine-grained control of execution and debugging
- Dover uses Renode both in internal development as well as externally




HW/SW co-development: Dover Microsystems – uses

- Design space exploration
- Implementation
- Testing
- Demonstration and evaluation

COREGUARD - SECURITY ENFORCEMENT IN HW

Architecture agnostic IP licensed and delivered as **hardware design files**

- Integrates with RISC processors to provide separate, sentry logic.
- Extracts a set of trace signals from host processor
- Monitors and evaluates every instruction in the host processor in real time
- Provide mechanism for CoreGuard to affect a stall on the host when needed to evaluate policies
- Exceptions thrown from CoreGuard when policy violated



MICROPOLICIES & METADATA

A set of rules that express the allowed combinations of metadata for each possible CPU operation.

FOCUS	MICROPOLICY EXAMPLES		
SECURITY	Heap Protection	Stack Protection	Globals Protection
	RWX (Read, Write, Execute)	Data Type Enforcement	Procedure Enforcement
	Control Flow Integrity	Fine-Grained Access Control	Sandbox
	Compartmentalization	Code Protect	Resource Management
PRIVACY	Information Flow	Multi-Level Classification	Data Privacy
SAFETY	Medical	Automotive	FSA Enforcement



METADATA

CoreGuard uses the metadata information today's processors have been throwing away.

Metadata defines ...

if the value is **private**

if the value is **a pointer**

what a pointer has **access** to


if the data is **executable**

if the reference word in memory is a **return address**

TWO CONTEXTS OF DOVER USING RENODE


CUSTOMER DELIVERABLE

- SoC has AP CPU + peripherals
- CoreGuard is entirely simulated in C# and C++
 - Policy code runs on host (e.g. X86)
- Via a Renode Plugin
 - Registers BlockBeginHook and BlockEndHook Renode hooks
 - Hooks call generated C++ code



INTERNAL DEVELOPMENT

- SoC has AP CPU + peripherals + CG PEX (RISC-V CPU), CG "accelerator"
- Policy code runs on simulated RISC-V
- Used to debug boot and runtime CG API




PARALLEL HW/SW DEVELOPMENT

Use Case

- HW spec developed between HW and SW teams
- SW team implements spec in Renode and writes firmware against spec, testing on Renode
- In parallel, HW is implementing and testing HW design
- Integration test via FPGA and/or HW simulator

EXAMPLE


HDMI device. We had SW working against spec, under Renode, in advance of HW.



TESTING BOOT CODE

Use Case


- Non ELF formats (scatter-load) used by HW boot ROMs
 - Easy to test in Renode
- Need full SoC simulated; copying from flash to RAM, initializing devices
 - Can instrument Renode to flag erroneous bus traffic
 - Full debugging under Renode (rarely the case at boot time on HW)
- Peripherals (UARTs, PICs, our CoreGuard interface) can be instrumented to check for correct initialization and use
- Playing with memory map



PROFILING

Use Case

- *Before* hardware design, can profile different cache hierarchies, data representations, etc.
- Get “macro” numbers – cache hits vs. misses, number of indirections (memory pressure), etc.



Dover - effects

- Renode allows Dover to run thousands of tests daily, preventing regressions (particularly bad for security IP)
- Decreased turnaround for new feature prototyping from days/weeks to hours
- Enabled customers to easily test-drive the technology

Interested? Just get it from GitHub!



... and be sure to see our demo + talk to us

Renode development services



Embedded systems
development services
powered by the
RENODE methodology



Professional support,
implementing new
platforms



Building customized
tools, user interfaces
and integrations



Setting up CI and
improving development
workflows in your
organization

Summary

- Renode allows practical HW/SW co-design on many levels
- Its flexibility enables easy prototyping and practical adoption for RISC-V & mixed systems
- Microsemi (Microchip) has shown the way for enabling users with pre-silicon development
- Features like Verilator integration are designed to further strengthen the HW/SW co-design use-case
- Dover case shows how you can use Renode throughout the entire development cycle

A sneak peek into the future



Add devices

< Projects

Project

125%



Projects



Settings



Help

Filter by name

- > UART
- > CAN
- > IRQ
- > GPIO
- > Ethernet
- > Memory
- > SPI
- > DMA
- > Timer
- > Wireless

System

Filter by name

- > Emulation



Sign out

Emulation

SiFive FUS40

MIV

ddr



ethernet



phy



qspi0



qspi1



qspi0Flash



debug



e51Hart0Tim



e54Hart1Tim



qspi2



gpio



CPU



e54Hart2Tim



i2c



uart1



e54Hart3Tim



pwm0



uart0



clint



plic



e54Hart4Tim



pwm1





Projects



Settings



Help



Sign out

Add devices

Filter by name

MiV

SiFive FU540

SiFive FE310

System

Filter by name

Emulation

SiFive FU540

MiV

SiFive FE310

MiV

SiFive FE310

cpu

dtim

uart0

uart1

Projects

Project

100%

Emulation

MiV

5 connectors

- uart
- uartIn
- uartOut
- gpioInputs
- gpioOutputs

MiV

5 connectors

SiFive FE310

4 connectors

- uart0
- uart1
- uart2
- gpioInputs

SiFive FU540

4 connectors

- uart0
- uart1
- gpio
- ethernet

SiFive FU540

4 connectors

SiFive FE310

4 connectors

