

Bit by bit - How to fit 8 RISC-V cores in a \$38 FPGA board

Olof Kindgren *Qamcom Research & Technology, FOSSi Foundation*

Who am I?



Android crashes on boot when running from SD card





Aword-winning FOSSi Foundation amcom

11,564 Retweets 15,819 Likes

Q 143 1 12K () 16K III

回ORConf Portland Oregon \sim ATCH-UP May 4-5 2019

RISC-V

RISC-V SoftCPU Contest: Winners

LATTICE

C Microser

MICROCHIP

• 1st Place: Charles Papon with VexRiscv - Awarded \$6,000 USD

• 2nd Place: Antti Lukats with Engine-V was

- Awarded \$3,000 USD, a Splash Kit and an iCE40 UltraPlus MDP • 3rd Place: Changyi Gu with PulseRain Reindeer
 - Awarded \$1,000 USD, a PolarFire Evaluation Kit and an iCE40 UltraPlus **Breakout Board**
- Creativity Prize: Olof Kindgren with SERV
 - Awarded \$3,000 USD

antmicro Google



A parallel CPU requires n or gates for an n-bit CPU

0xA0 | 0x33 = 0xb3



0xA0 | 0x33 = 0xb3





Trading speed for area



0x03 + 0x02 = 0x05

Capabilities

- RV32I with enough of privilege spec to run compliance tests and Zephyr
- Formally verified with RISCV-Formal
- Tested in hardware on TinyFPGA BX
- Packaged for FuseSoC
- BSD-licensed

Speed

• CPI

- Most instructions take 32 cycles + memory fetch delay
- Some instructions need 2x32 + memory fetch delay
 - Jumps => Need to calculate PC and check for exceptions before updating PC
 - Load/store => Need to check alignment before hitting the bus
 - SLT* => Instructions flow LSB->MSB but bit 0 needs to be set (Grr...!!!)
- Shifts need 32 + a shift-amount dependent number of cycles
- Frequency
 - ~50MHz on iCE40
 - ~220MHz on Artix-7

SERV = CPU



SERV = CPU

servant = Minimal SoC with SERV, timer, memory and GPIO. Enough to run Zephyr



SERV = CPU servant = Minimal SoC with SERV, timer, memory and GPIO. Enough to run Zephyr servICE = servant implemented on Lattice iCE40



SERV = CPU servant = Minimal SoC with SERV, timer, memory and GPIO. Enough to run Zephyr servICE = servant implemented on Lattice iCE40 servIVE = servant implemented on Intel Cyclone IV-E



SERV = CPU

servant = Minimal SoC with SERV, timer, memory and GPIO. Enough to run Zephyr servICE = servant implemented on Lattice iCE40 servIVE = servant implemented on Intel Cyclone IV-E

servix = servant implemented on Xilinx Artix



SERV = CPU

servant = Minimal SoC with SERV, timer, memory and GPIO. Enough to run Zephyr

servICE = servant implemented on Lattice iCE40

servIVE = servant implemented on Intel Cyclone IV-E

servix = servant implemented on Xilinx Artix

servESA = servant implemented in a chip that will be used by the European Space Agency





serveral = A whole lotta servants



Size comparison

	TinyFPGA BX iCE40 hx8k	DE0 Nano Cyclone IV-E 22k	Digilent Nexys A7 Artix-7 100t
SERV (LUT/FF/RAM)	354/345/1	582/337/1	436/375/0
serveral (instances)	10 (out of memory)	33 (out of memory)	210 (out of memory)
\$/servant	38/10=3.8	79/33=2.39	265/210=1.26

Can we do better?

More cores

serviette = Minimal SoC with CSR-less SERV, memory port and GPIO. Enough to run bare-metal RV32i



More cores

serviette = Minimal SoC with CSR-less SERV, shared memory and GPIO. Enough to run bare-metal RV32i

- serveral serviettes How many?
 - 16 to saturate memory
 - 2 seems to give best logic/memory balance





Bit by bit - How to fit & RISC-V cores in a \$38 FPGA board

Olof Kindgren *Qamcom Research & Technology, FOSSi Foundation*

Use cases

- Power management
- Glorified FSM
- Control plane CPU
- Sensor hubs
- Embarrassingly parallel tasks

Future work

- Optimizations
 - Share code and register file to save a RAM
 - Global optimization of control signals from decoder
 - Fine-tune decoder for LUT size (optionally put it in RAM)
 - General LUT golfing

• Improvements

- Implement C ISA extension
- Run from SPI Flash
- Add RX UART and hex bootloader

That's it folks!



Don't miss

https://github.com/olofk/serv http://fusesoc.net https://gitter.im/librecores/fusesoc

...unless you have questions

